Robust Software Partitioning with Multiple Instantiation

References

• Abdelhalim M. B., Salama A. E., Habib S. E. D. Hardware software partitioning using particle swarm optimization technique. Proc. 6th IEEE Internat. Workshop System-on-Chip Real-Time Appl. (2006) (IEEE, Piscataway, NJ) 189–194Crossref, Google Scholar
• Applegate D. L., Bixby R. E., Chvatal V., Cook W. J.The Traveling Salesman Problem: A Computational Study (2007) (Princeton University Press, Princeton, NJ) Google Scholar
• Arató P., Juhász S., Mann Z. A., Orbán A., Papp D. Hardware-software partitioning in embedded system design. Proc. 2003 IEEE Internat. Sympos. Intelligent Signal Processing (2003) (IEEE, Piscataway, NJ) 197–202Crossref, Google Scholar
• Banerjee S., Bozorgzadeh E., Dutt N. D. Integrating physical constraints in HW-SW partitioning for architectures with partial dynamic reconfiguration. IEEE Trans. Very Large Scale Integration (VLSI) Systems (2006) 14(11):1189–1202Crossref, Google Scholar
• Ben-Tal A., El Ghaoui L., Nemirovski A.Robust Optimization (2009) (Princeton University Press, Princeton, NJ) Crossref, Google Scholar
• Cheung R. C. C., Telle N. J., Luk W., Cheung P. Y. K. Customizable elliptic curve cryptosystems. IEEE Trans. Very Large Scale Integration (VLSI) Systems (2005) 13(9):1048–1059Crossref, Google Scholar
• Constantinides G. A., Cheung P. Y. K., Luk W. Wordlength optimization for linear digital signal processing. IEEE Trans. Comput.-Aided Design Integrated Circuits Systems (2003) 22(10):1432–1442Crossref, Google Scholar
• Dick R. P., Jha N. K. MOGAC: A multiobjective genetic algorithm for the co-synthesis of hardware-software embedded systems. Proc. 1997 IEEE/ACM Internat. Conf. Comput.-Aided Design (1997) (IEEE Computer Society, Washington, DC) 522–529Crossref, Google Scholar
• Diestel R.Graph Theory (2005) 3rd ed.(Springer, Heidelberg, Germany) Google Scholar
• Eles P., Peng Z., Kuchcinski K., Doboli A. System level hardware/software partitioning based on simulated annealing and tabu search. Design Automation Embedded Systems (1997) 2(1):5–32Crossref, Google Scholar
• Ernst R., Henkel J., Benner T. Hardware-software cosynthesis for microcontrollers. IEEE Design Test Comput. (1993) 10(4):64–75Crossref, Google Scholar
• Estrin G. Reconfigurable computer origins: The UCLA fixed-plus-variable (F + V) structure computer. IEEE Comput. (2002) 24(4):3–9Google Scholar
• Fahmy S. A., Bouganis C.-S., Cheung P. Y. K., Luk W. Real-time hardware acceleration of the trace transform. J. Real-Time Image Processing (2007) 2(4):235–248Crossref, Google Scholar
• Garey M. R., Johnson D. S.Computers and Intractability: A Guide to the Theory of NP-Completeness (1979) (W. H. Freeman, New York) Google Scholar
• Goel V., Grossmann I. E. A class of stochastic programs with decision dependent uncertainty. Math. Programming (2006) 108(2):355–394Crossref, Google Scholar
• Gupta R., De Micheli G. Hardware-software co-synthesis for digital systems. IEEE Design Test Comput. (1993) 10(3):29–41Crossref, Google Scholar
• Hahn P. M., Kim B.-J., Guignard M., Smith J. M., Zhu Y.-R. An algorithm for the generalized quadratic assignment problem. Comput. Optim. Appl. (2008) 40(3):351–372Crossref, Google Scholar
• Hauck S., Dehon A.Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation (2008) (Morgan Kaufmann, Burlington, MA) Google Scholar
• Haynes S. D., Stone J., Cheung P. Y. K., Luk W. Video image processing with the sonic architecture. IEEE Comput. (2000) 33(4):50–57Crossref, Google Scholar
• Jigang W., Srikanthan T. Low-complex dynamic programming algorithm for hardware/software partitioning. Inform. Processing Lett. (2006) 98(2):41–46Crossref, Google Scholar
• Kall P., Wallace S. W.Stochastic Programming (1994) (John Wiley & Sons, New York) Google Scholar
• Khayam S. A., Khan S. A., Sadiq S. A generic integer programming approach to hardware/software codesign. Proc. IEEE Internat. Multi Topic Conf. (2001) (IEEE, Piscataway, NJ) 6–9Crossref, Google Scholar
• Knudsen P. V., Madsen J. PACE: A dynamic programming algorithm for hardware/software partitioning. Proc. 4th Internat. Workshop Hardware/Software Co-Design (1996) (IEEE Computer Society, Washington, DC) 85–92Crossref, Google Scholar
• Koudil M., Benatchba K., Gharout S., Hamani N., Mira J., Alvarez J. R. Solving partitioning problem in codesign with ant colonies. Artificial Intelligence Knowledge Engrg. Appl.: Bioinspired Approach (2005) 3562(Springer, Berlin) 30–50Lecture Notes in Computer ScienceCrossref, Google Scholar
• Kuang S.-R., Chen C.-Y., Liao R.-Z. Partitioning and pipelined scheduling of embedded system using integer linear programming. Proc. 11th Internat. Conf. Parallel Distributed Systems (2005) (IEEE Computer Society, Washington, DC) 37–41Google Scholar
• Nethercote N., Seward K. Valgrind: A program supervision framework. Electronic Notes Theoret. Comput. Sci. (2003) 89(2):44–66Crossref, Google Scholar
• Niemann R., Marwedel P. Hardware/software partitioning using integer programming. Proc. 1996 Eur. Conf. Design Test (1996) (IEEE Computer Society, Washington, DC) 473–479Crossref, Google Scholar
• Pearce D. J., Kelly P. H. J., Field T., Harder U., Field T., Harrison P. G., Bradley J., Harder U. GILK: A dynamic instrumentation tool for the Linux kernel. Proc. 12th Internat. Conf. Comput. Performance Evaluation, Modelling Techniques Tools, Vol. 2324 (2002) (Springer, Berlin) 220–226Lecture Notes in Computer ScienceCrossref, Google Scholar
• Purnaprajna M., Reformat M., Pedrycz W. Genetic algorithms for hardware-software partitioning and optimal resource allocation. J. Systems Architecture: EUROMICRO J. (2007) 53(7):339–354Crossref, Google Scholar
• Shirazi N., Benyamin D., Luk W., Cheung P. Y. K., Guo S. Quantitative analysis of FPGA-based database searching. J. VLSI Signal Processing (2001) 28(1/2):85–96Crossref, Google Scholar
• Shrivastava A., Kumar H., Kapoor S., Kumar S., Balakrishnan M. Optimal hardware/software partitioning for concurrent specification using dynamic programming. Proc. 13th Internat. Conf. VLSI Design (2000) (IEEE Computer Society, Washington, DC) 110–113Crossref, Google Scholar
• Spacey S. A. 3S: Program instrumentation and characterisation framework. (2006) . Technical report, Imperial College London, LondonGoogle Scholar
• Spacey S. A. Computational partitioning for heterogeneous systems. (2009) . Ph.D. thesis, Imperial College London, LondonGoogle Scholar
• Spacey S. A., Luk W., Kelly P. H. J., Kuhn D. Coarse-grained parallel partitioning through fine-grained sequential assignment for heterogeneous systems. (2009a) . Working paper, Imperial College, LondonGoogle Scholar
• Spacey S. A., Luk W., Kelly P. H. J., Kuhn D. Rapid design space visualisation through hardware/software partitioning. Proc. 5th IEEE Southern Programmable Logic Conf. (2009b) (IEEE, Piscataway, NJ) 159–164Crossref, Google Scholar
• Wolf W. A decade of hardware/software codesign. IEEE Comput. (2003) 36(4):38–43Crossref, Google Scholar
• Yusuf S., Luk W., Sloman M., Dulay N., Lupu E. C., Brown G. Reconfigurable architecture for network flow analysis. IEEE Trans. Very Large Scale Integration (VLSI) Systems (2008) 16(1):57–65Crossref, Google Scholar